Location:
Search - vhdl sdram
Search list
Description: SDRAM仿真文件,主要用于测试SDRAM的控制程序是否正确。-SDRAM simulation files, mainly used for testing control procedures SDRAM is correct.
Platform: |
Size: 1078272 |
Author: weigaozu |
Hits:
Description: SDRAM存取控制器设计书,包含标准的SDRAM读写控制功能,和自动刷新功能。对VHDL设计初学者很有帮助。密码MMCTEAM。-SDRAM access controller design books, contain standard SDRAM read and write control functions, and auto refresh function. VHDL design helpful for beginners. Password MMCTEAM.
Platform: |
Size: 243712 |
Author: John |
Hits:
Description: SDRAM控制器的源代码打包下载,不错不错值得-SDRAM controller source code pack download, well worth a good try
Platform: |
Size: 115712 |
Author: jinyong |
Hits:
Description: Simple SDRAM controller source code for Altera DE2 board
Platform: |
Size: 7168 |
Author: leblebitozu |
Hits:
Description: 一些源程序,主要包括CAN总线驱动、sdram VHDL实现、ucos2的移植、SDIO驱动、tcpip的实现、usb控制器代码、基于FPGA的雷达目标模拟器等-Some source code, including CAN bus driver, sdram VHDL implementation, ucos2 transplant, SDIO drivers, tcpip of implementation, usb controller code, based on the FPGA, such as radar target simulator
Platform: |
Size: 6898688 |
Author: 磊 |
Hits:
Description: It is a first time code being developed to designers who want to get your DDR2 SDRAM on-board in Spartan 3AN Starter Kit - Diligent fully working.-It is a first time code being developed to designers who want to get your DDR2 SDRAM on-board in Spartan 3AN Starter Kit- Diligent fully working.
Platform: |
Size: 1488896 |
Author: under |
Hits:
Description: ddr sdram controller datd module source code
Platform: |
Size: 3072 |
Author: KrishnaKishore |
Hits:
Description: 基于Avalon的SDRAM控制器IP核-Avalon SRAM Controller
Platform: |
Size: 320512 |
Author: 涂登乾 |
Hits:
Description: 高速AD采集卡应用程序及SDRAM控制器-High-speed AD acquisition card applications and SDRAM controller
Platform: |
Size: 38912 |
Author: chaos |
Hits:
Description: sdram controller in vhdl
Platform: |
Size: 15360 |
Author: jil |
Hits:
Description: 这个设计是使用Virtex-4实现DDR的控制器的,设计分为三个主要模块:Front-End FIFOs,DDR SDRAM Controller和Datapath Module。其中主要是DDR SDRAM Controller,当然还有测试模块。-This design is the use of Virtex-4 implementation of the DDR controller, the design is divided into three main modules: Front-End FIFOs, DDR SDRAM Controller and Datapath Module. Are one of the main DDR SDRAM Controller, of course, have the test module.
Platform: |
Size: 477184 |
Author: fdasfds |
Hits:
Description: FPGA设计的SDRAM控制器,有仿真代码,已通过验证-FPGA Design of SDRAM controller, there is simulation code has been validated
Platform: |
Size: 2186240 |
Author: yuhl |
Hits:
Description: SDRAM基础性控制核 很有用的 VHDL状态机实现-SDRAM control of the nuclear basic useful VHDL state machine implementation
Platform: |
Size: 12288 |
Author: 王欢 |
Hits:
Description: SDram 接口verylog 程序 SDram 接口verylog 程序-SDram interface procedures verylog
Platform: |
Size: 9216 |
Author: lili |
Hits:
Description: This tutorial explains how the SDRAM chip on ltera’s DE2 Development and Education board can be used with a Nios II system implemented by using the Altera SOPC Builder.
Platform: |
Size: 546816 |
Author: *Roma* |
Hits:
Description: sdram的控制程序,程序分为控制端口模块、时钟模块、数据传输模块及刷新等模块-sdram control procedures, process control port is divided into modules, clock modules, data transfer module and refresh modules
Platform: |
Size: 369664 |
Author: 邢雷 |
Hits:
Description: SDRAM 控制器 Verilog实现,很有借鉴意义。-SDRAM controller core Verilog implementation。With good referential significance.
Platform: |
Size: 424960 |
Author: metallica |
Hits:
Description: 对于想编写sdram控制器的人来说,值得借鉴-Sdram controller would like to prepare for the people, to learn
Platform: |
Size: 157696 |
Author: churchill |
Hits:
Description: 存储器类型介绍:SSRAM SDRAM Flash Memory EEPROM EPROM-Memory Introduction
Platform: |
Size: 8192 |
Author: Kim Zeng |
Hits:
Description: 对vga接口做了详细的介绍,并且有一
·三段式Verilog的IDE程序,但只有DMA
·电子密码锁,基于fpga实现,密码正
·IIR、FIR、FFT各模块程序设计例程,
·基于逻辑工具的以太网开发,基于逻
·自己写的一个测温元件(ds18b20)的
·光纤通信中的SDH数据帧解析及提取的
·VHDL Programming by Example(McGr
·这是CAN总线控制器的IP核,源码是由
·FPGA设计的SDRAM控制器,有仿真代码
·xilinx fpga 下的IDE控制器原代码,
·用verilog写的,基于查表法实现的LO
·精通verilog HDL语言编- up:in STD_LOGIC
down:in STD_LOGIC
run_stop:in STD_LOGIC
wai_t: in std_logic_vector(2 downto 0)
lift:in std_logic_vector(2 downto 0)
ladd: out std_logic_vector(1 downto 0)
)
end control
Platform: |
Size: 18683904 |
Author: liuzhou |
Hits: